COFC

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors:	Sanjay R. Pillay, et al Attorney Docket No. 021615.500038 [1138-EP]
Patent No.:	6,948,098 (Application No. 09/822,052)
Filing Date:	March 30, 2001
Issue Date:	September 20, 2005
Examiners:	Robert Beausoliel (Primary Examiner) Gabriel L. Chu (Assistant Examiner)
Title:	CIRCUITS AND METHODS FOR DEBUGGING AN EMBEDDED PROCESSOR AND SYSTEMS USING THE SAME
Assignee:	Cirrus Logic, Inc.

REQUEST FOR STATUS ON CERTIFICATE OF CORRECTION

Commissioner of Patents and Trademarks
P.O. Box 1450
Alexandria, VA 22313-1450

Dear Sir:

A request for a *Certificate of Correction* for the above-referenced patent was filed with the United States Patent and Trademark Office (USPTO) on January 10, 2006. On January 30, 2006 we received a notice from the USPTO stating that a request for a certificate of correction had been received for this patent (copies of these documents are enclosed). However, to date, we have not received a certificate of correction for this patent nor anything further from the USPTO regarding this matter. Assignee respectfully requests a status update on the certificate of correction for this patent.

CERTIFICATE OF MAILING UNDER 37 CFR § 1.8(a)

I hereby certify that this correspondence, including all of the listed attachments, is being deposited with the U.S. Postal Service as First Class Mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria Virginia, 22313-1450 on this date.

Name: Susan Turner Date: July 28, 2006

Respectfully submitted,

DATE: July 28, 2006

James J. Murphy
Reg. No. 34,503
THOMPSON & KNIGHT LLP
1700 Pacific, Suite 3300
Dallas, TX 75201
(214) 969-2583

ATTORNEY FOR APPLICANT

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE
WASHINGTON, D.C. 20231

A request for a Certificate of Correction has been received for U.S. Patent 6948098

JAMES J. MURPHY
THOMPSON + KNIGHT LLP
1700 PACIFIC AVE., STE. 3300
DALLAS, TX 75201-4693

C033

The Commissioner for Patents acknowledges receipt of Request for Certificate of Correction, Certificate of Correction and postcard

To be filed in re:

U. S. Patent No. 6,948,098 B2
Issued: September 20, 2005
Inventors: Sanjay Ramakrishna Pillay and Raghunath Krishna Rao
Serial No. 09/822,052
Filed: March 30, 2001
Titled: **CIRCUITS AND METHODS FOR DEBUGGING AN EMBEDDED PROCESSOR AND SYSTEMS USING THE SAME**

Mailed from Dallas, Texas via first class mail
January 10, 2006

021615.500038

Thompson & Knight L.L.P.

The Commissioner for Patents acknowledges receipt of Request for Certificate of Correction, Certificate of Correction and postcard

To be filed in re:

U. S. Patent No. 6,948,098 B2
Issued: September 20, 2005
Inventors: Sanjay Ramakrishna Pillay and Raghunath Krishna Rao
Serial No. 09/822,052
Filed: March 30, 2001
Titled: **CIRCUITS AND METHODS FOR DEBUGGING AN EMBEDDED PROCESSOR AND SYSTEMS USING THE SAME**

Mailed from Dallas, Texas via first class mail
January 10, 2006

021615.500038

THOMPSON & KNIGHT LLP

ATTORNEYS AND COUNSELORS

1700 PACIFIC AVENUE • SUITE 3300
DALLAS, TEXAS 75201-4693
(214) 969-1700
FAX (214) 969-1751
www.tklaw.com

AUSTIN
DALLAS
FORT WORTH
HOUSTON
NEW YORK

ALGIERS
MEXICO CITY
MONTERREY
PARIS
RIO DE JANEIRO

Direct Dial: (214) 969-1749
E-mail: james.murphy@tklaw.com

January 10, 2006

Commissioner for Patents
Attn: Certificate of Corrections Branch
P. O. Box 1450
Alexandria, Virginia 22313-1450

Re: U. S. Patent No. 6,948,098 B2
Issued: September 20, 2005
Title: **CIRCUITS AND METHODS FOR DEBUGGING AN EMBEDDED PROCESSOR AND SYSTEMS USING THE SAME**
Our File: 021615.500038

Sir:

The following errors have been noted in the above-identified patent.

Column 19, Line 67, last paragraph, "he" should be -- the --;

Column 20, Line 2, "706k" should be -- 706 --;

Column 25, Line 42, "disturbe" should be -- disturb --;

Column 25, Line 46, "688" should be -- 68 --;

Column 27, Line 2, "FIFO_1 STATE" should be -- FIFO_1_STATE --;

Column 27, last line, "microprocessor" should be -- Microprocessor --;

Column 40, Line 17, "STC_COUNTERO" should be -- STC_COUNTER0 --;

Column 42, last line, after "weak1", the following sentence should be inserted:
-- Tables 173-175 illustrate the mapping for the microprocessor 101 memory access projection registers. --;

Column 48, Table 1, description for LineLength, line beginning "dots = 1", "andid" should be -- andld --;

Column 57, Table 26, Line 6 of header, "master" should be -- masters --;

Column 57, Table 27, Line 4 of header, "master" should be -- masters --;

Column 58, Table 28, Line 5 of header, "master" should be -- masters --;

Column 60, Table 34, Type for "SDEC" should be -- R/W --;

Column 64, Table 49, Lines 30, 33, 36 and 39, "harware" should be -- hardware --;

Column 75, Table 65, Line 24, should read -- prevents engine from starting if it has --;

Column 88, Table 95, Line 1 of table, "d_Manufacturer" should be -- d_iManufacturer --;

Column 95, Table 111, First line of Header should read -- EP2DESC1 (Endpoint 2 Descriptor1, --;

Column 97, Table 113, the Reset Value for "ep3_wMaxPacket Size" should be -- 0x40 --;

Column 102, Table 130, Line 61, "s_pmdk" should be -- sp_mdk --;

Column 109, Table 146, Line 1 of header should begin with -- GPIO Interrupt Mask Register --;

Column 109, Table 147, next to last line of table, "generated" should be -- generates --;

Column 111, Table 148, Line 12, "GPIO[2]" should read -- GPIO[12] --;

Column 116, Table 157, second line of table "sae" should be -- case --;

Column 125, Table 177, Function Block for line beginning "8008_0000 - 8008_FFFF" should read -- Remap Pause Control --;

Column 129, Table 179, Function Block for line beginning "8003 0000 - 8003 FFFF" should read -- Battery Volume Checker --;

Column 129, Table 180, second line of header, "Defirdtlon" should be -- Definition --

Spanning Columns 131 & 132, Table 188, the description for DiePad 12 should read -- DCL2/GPIO1 pin <12> default) --;

Spanning Columns 131 & 132, Table 188, the Signal Name for 17 (second occurrence) should be -- _VDD_CORE --.

It is believed that this error is significant and it is requested that a Certificate of Correction be issued.

It is not believed that a fee is required for this Certificate of Correction; however, if the Commissioner requires such, authorization to charge Deposit Account 20-0821 is given.

Very truly yours,

James J. Murphy

Enclosure

PTO/SB/44 (04-05)
Approved for use through 04/30/2007. OMB 0651-0033
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.
(Also Form PTO-1050)

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 6,948,098 B2

APPLICATION NO.: 09/822,052

ISSUE DATE : September 20, 2005

INVENTOR(S) : Sanjay Ramakrishna Pillay and Raghunath Kirisha Rao

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 19, Line 67, last paragraph, "he" should be -- the --;

Column 20, Line 2, "706k" should be -- 706 --;

Column 25, Line 42, "disturbe" should be -- disturb --;

Column 25, Line 46, "688" should be -- 68 --;

Column 27, Line 2, "FIFO_1 STATE" should be -- FIFO_1_STATE --;

Column 27, last line, "microprocessor" should be -- Microprocessor --;

Column 40, Line 17, "STC_COUNTERO" should be -- STC_COUNTER0 --;

Column 42, last line, after "weak1", the following sentence should be inserted:
-- Tables 173-175 illustrate the mapping for the microprocessor 101 memory access projection registers. --;

Column 48, Table 1, description for LineLength, line beginning "dots = 1", "andid" should be
-- andld --;

MAILING ADDRESS OF SENDER (Please do not use customer number below):

James J. Murphy, Thompson & Knight LLP
1700 Pacific Avenue, Suite 3300
Dallas, Texas 7529104693

PTO/SB/44 (04-05)
Approved for use through 04/30/2007. OMB 0651-0033
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.
(Also Form PTO-1050)

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 6,948,098 B2

APPLICATION NO.: 09/822,052

ISSUE DATE : September 20, 2005

INVENTOR(S) : Sanjay Ramakrishna Pillay and Raghunath Kirisha Rao

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 57, Table 26, Line 6 of header, "master" should be -- masters --;

Column 57, Table 27, Line 4 of header, "master" should be -- masters --;

Column 58, Table 28, Line 5 of header, "master" should be -- masters --;

Column 60, Table 34, Type for "SDEC" should be -- R/W --;

Column 64, Table 49, Lines 30, 33, 36 and 39, "harware" should be -- hardware --;

Column 75, Table 65, Line 24, should read -- prevents engine from starting if it has --;

Column 88, Table 95, Line 1 of table, "d_Manufacturer" should be -- d_iManufacturer --;

Column 95, Table 111, First line of Header should read -- EP2DESC1 (Endpoint 2 Descriptor1, --;

Column 97, Table 113, the Reset Value for "ep3_wMaxPacket Size" should be -- 0x40 --;

Column 102, Table 130, Line 61, "s_pmdk" should be -- sp_mdk --;

Column 109, Table 146, Line 1 of header should begin with -- GPIO Interrupt Mask Register --;

MAILING ADDRESS OF SENDER (Please do not use customer number below):

James J. Murphy, Thompson & Knight LLP
1700 Pacific Avenue, Suite 3300
Dallas, Texas 7529104693

PTO/SB/44 (04-05)
Approved for use through 04/30/2007. OMB 0651-0033
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.
(Also Form PTO-1050)

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 6,948,098 B2

APPLICATION NO.: 09/822,052

ISSUE DATE : September 20, 2005

INVENTOR(S) : Sanjay Ramakrishna Pillay and Raghunath Kirisha Rao

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 109, Table 147, next to last line of table, "generated" should be -- generates --;

Column 111, Table 148, Line 12, "GPIO[2]" should read -- GPIO[12] --;

Column 116, Table 157, second line of table "sae" should be -- case --;

Column 125, Table 177, Function Block for line beginning "8008_0000 - 8008_FFFF" should read -- Remap Pause Control --;

Column 129, Table 179, Function Block for line beginning "8003 0000 - 8003 FFFF" should read -- Battery Volume Checker --;

Column 129, Table 180, second line of header, "Defirdtlon" should be -- Definition --

Spanning Columns 131 & 132, Table 188, the description for DiePad 12 should read -- DCL2/GPIO1 pin <12> default) --;

Spanning Columns 131 & 132, Table 188, the Signal Name for 17 (second occurrence) should be -- _VDD_CORE --.

MAILING ADDRESS OF SENDER (Please do not use customer number below):

James J. Murphy, Thompson & Knight LLP
1700 Pacific Avenue, Suite 3300
Dallas, Texas 7529104693